





GaN electronic devices

Elison Matioli

Institute of Electrical and Micro-engineering

Power and Wide-band-gap Electronics Research (POWERlab)


Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland




Lateral radio frequency (RF) devices

Motivation










Motivation



Efficiency of power amplifiers dominate







Challenge: Achieving high-output power at mmWave band

[3] N. Cahoon, P. Srinivasan, and F. Guarin,

[5] B. Peterson, D. Schnaufer

[6] K. Shinohara "GaN-HEMT Scaling Technologies for High Frequency Radio Frequency and Mixed Signal Applications.



Material	Properties of	Microwave	Semiconductors
----------	---------------	-----------	----------------

	Si	InP	GaAs	SiC	InN	GaN	AIN
Egap (eV)	1.1	1.34	1.43	3.3 (4H)	0.63	3.4	6.1
Electron mobility (cm²/V·s)	1,350	12,000*	8,500*	900	3,300	2,000*	1,100
2DEG density (×10 ¹³ cm ⁻²)	N/A	0.3*	<0.2	N/A	N/A	>2	N/A
Electron effective mass	0.26	0.08	0.067	0.29	0.11	0.2	0.4
Saturation velocity (×10 ⁷ cm/s)	1	3.3	1	2	3.5	1.5–2.5	1.5
Critical electric field (MV/cm)	0.3	0.5	0.4	3	1	3.3	6–15
Thermal conductivity (W/cm·K)	1.3	0.7	0.5	4.9	1.2	2	2
Relative dielectric constant	12	12.5	13	9.8	15.3	9.5	9

^{*} Measured on InAlAs/InGaAs, AlGaAs/InGaAs, AlGaN/GaN HEMT structures.

III_Nitrides: Unique combination of high breakdown field, high electron velocity, and large sheet electron densities offers simultaneous high bandwidth and breakdown voltage.

Thermal characteristics are enhanced using high thermal conductivity SiC substrates.


GaN HEMTs enable power amplifiers (PAs) with high power added efficiency, significantly higher output power and power density than in GaAs or InP.




For RF and mixed-signal applications:

 f_{T} , f_{max} , maximum drain current and breakdown voltage (BV) are key device performance parameters.


Device scaling successfully increases f_T and f_{max} of GaN transistors but simultaneously deteriorated BV due small dimension. Low BV greatly restricts the dynamic range of the circuit and represents a severe limitation.















$$g_{m} = \frac{dI_{DS}}{dV_{GS}}\Big|_{V_{DS} = const}$$


$$g_{o} = \frac{dI_{DS}}{dV_{DS}}\Big|_{V_{DS} = const}$$

When the variation of V_{GS} is too fast, I_{DS} cannot be changed immediately since it takes time to charge or discharge Cg (tau is the gm delay)

$$g_m(\omega) = g_m e^{-j\omega\tau}$$







At the current-gain cutoff frequency f_T , the magnitude of current gain equals unity (|h21| = |i2 /i1| = 1) with the output short-circuited

$$A_I|_{r_L=0} = \frac{I_d}{I_g}|_{r_L=0} \to A_I(f_T)|_{r_L=0} = 1 \to$$


$$i_1 = \frac{V_{gs}}{\frac{1}{j\omega C_{gs}} + R_i} + \frac{V_{gs}}{\frac{1}{j\omega C_{gd}} + R_{gd}}$$


$$i_{2} = g_{m}e^{-j\omega\tau}v_{gs} = g_{m}e^{-j\omega\tau}\frac{\frac{1}{j\omega\mathcal{C}_{gs}}}{\frac{1}{j\omega\mathcal{C}_{gs}} + R_{i}}V_{gs}$$

$$|h_{21}| = \left| \frac{i_2}{i_1} \right| = \left| \frac{(1 + j\omega R_{gd} C_{gd}) g_m e^{-j\omega \tau}}{j\omega (C_{gs} + C_{gd}) - \omega^2 C_{gs} C_{gd} (R_i + R_{gd})} \right| \cong \frac{g_m}{2\pi f (C_{gs} + C_{gd})}$$

term $\omega R_{gd}C_{gd}$ is typically much less than unity and $\omega(C_{gs} + C_{gd}) >> \omega^2 C_{gs}C_{gd}(R_i + R_{gd})$








In short gate length devices, an alternative expression for f_T , with a more direct physical meaning, can be written by substituting $g_m = v_{sat}(C_{gs} + C_{gd})/L_g$


$$f_T = \frac{v_{sat}}{2\pi L_g}$$

Considering extrinsic circuit elements such as Rs, Rd, and go:

$$f_T = \frac{g_m}{2\pi (C_{gs} + C_{gd})(1 + (R_s + R_d)g_o) + g_m C_{gd}(R_s + R_d)}$$







W. Chung, MIT thesis, 2011

f_T is the frequency at which the magnitude of short-circuit current gain equals unity (or 0 dB)

• f_T is the frequency at which A_I goes to unity when the output is shorted to the ground

$$A_I|_{r_L=0} = \frac{I_d}{I_g}\Big|_{r_L=0} \to A_I(f_T)|_{r_L=0} = 1 \to f_T = \frac{g_m}{2\pi \left(C_{gs} + C_{gd}\right) (1 + (R_s + R_d)g_o) + g_m C_{gd}(R_s + R_d)}$$


f_{max} is the frequency at which the unilateral power gain equals unity (or 0 dB)


• f_{max} is the frequency at which A_P goes to unity when the input/source and output/load are matched conjugately

$$A_{P}(f_{max})\Big|_{z_{S}=z_{in}^{*} \& z_{L}=z_{out}^{*}} = 1 \to f_{max} \cong \frac{f_{T}}{2\sqrt{(R_{i}+R_{s}+R_{g})g_{o}+(2\pi f_{T})R_{g}C_{gd}}}$$




De-embedding the pads to retrieve the intrinsic device components







Different bias conditions can be used to reveal different circuit elements



$$Y_{11} = \frac{1}{R_{gs} + \frac{1}{j\omega C_{gs}}} + \frac{1}{R_{gd} + \frac{1}{j\omega C_{gd}}}$$

$$= \frac{\omega^{2}R_{gs}C_{gs}^{2}}{1 + \omega^{2}R_{gs}^{2}C_{gs}^{2}} + \frac{\omega^{2}R_{gd}C_{gd}^{2}}{1 + \omega^{2}R_{gd}^{2}C_{gd}^{2}} + j\omega\left(\frac{C_{gs}}{1 + \omega^{2}R_{gs}^{2}C_{gs}^{2}} + \frac{C_{gd}}{1 + \omega^{2}R_{gd}^{2}C_{gd}^{2}}\right)$$

$$Y_{21} = \frac{\frac{g_{m}e^{-j\omega r_{m}}}{j\omega C_{gs}}}{R_{gs} + \frac{1}{j\omega C_{gs}}} - \frac{1}{R_{gd} + \frac{1}{j\omega C_{gd}}} = \frac{g_{m}\left[\cos(\omega\tau_{m}) - \sin(\omega\tau_{m})\omega R_{gs}C_{gs}\right]}{1 + \omega^{2}R_{gs}^{2}C_{gs}^{2}} + \frac{\omega C_{gd}}{1 + \omega^{2}R_{gd}^{2}C_{gd}^{2}}\right)$$

$$-\frac{\omega^{2}R_{gd}C_{gd}^{2}}{1 + \omega^{2}R_{gd}^{2}C_{gd}^{2}} - j\left\{\frac{g_{m}\left[\cos(\omega\tau_{m})\omega R_{gs}C_{gs} + \sin(\omega\tau_{m})\right]}{1 + \omega^{2}R_{gs}^{2}C_{gs}^{2}} + \frac{\omega C_{gd}}{1 + \omega^{2}R_{gd}^{2}C_{gd}^{2}}\right\}$$

$$Y_{12} = -\frac{1}{R_{gd} + \frac{1}{j\omega C_{gd}}}$$


$$= -\frac{\omega^{2}R_{gd}C_{gd}^{2}}{1 + \omega^{2}R_{gd}^{2}C_{gd}^{2}} - \frac{j\omega C_{gd}}{1 + \omega^{2}R_{gd}^{2}C_{gd}^{2}}$$

$$Y_{22} = g_{ds} + j\omega C_{ds} + \frac{1}{R_{gd} + \frac{1}{j\omega C_{gd}}}$$

 $= g_{\rm ds} + \frac{\omega^2 R_{\rm gd} C_{\rm gd}^2}{1 + \omega^2 R_{\rm ad}^2 C_{\rm ad}^2} + j\omega \left(C_{\rm ds} + \frac{C_{\rm gd}}{1 + \omega^2 R_{\rm ad}^2 C_{\rm ad}^2} \right)$



All small signal intrinsic elements can be retrieved



$$R_{\rm gd} = -\text{Re}\left(\frac{1}{Y_{12}}\right)$$

$$C_{\rm gd} = \frac{1}{\omega \text{Im}\left(\frac{1}{Y_{12}}\right)}$$

$$R_{\rm gs} = \text{Re}\left(\frac{1}{Y_{11} + Y_{12}}\right)$$

$$C_{\rm gs} = -\frac{1}{\omega \text{Im}\left(\frac{1}{Y_{11} + Y_{12}}\right)}$$

$$R_{\rm ds} = \frac{1}{\text{Re}(Y_{22} + Y_{12})}$$


$$C_{\rm ds} = \frac{\text{Im}(Y_{22} + Y_{12})}{\omega}$$

$$g_{\rm m} = \left|\frac{(Y_{11} + Y_{12})(Y_{21} - Y_{12})}{\text{Im}(Y_{11} + Y_{12})}\right|$$

$$\tau_{\rm m} = -\frac{1}{\omega}\text{phase}\left\{(Y_{21} - Y_{12})\left[1 + j\frac{\text{Re}(Y_{11} + Y_{12})}{\text{Im}(Y_{11} + Y_{12})}\right]\right\}$$



Y parameters (admittance matrix) are connected to physical device parameters, but it is difficult to measure voltages and currents



$$\begin{bmatrix} i_1 \\ i_2 \end{bmatrix} = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix}$$

$$i_1 = y_{11}v_1 + y_{12}v_2 \qquad i_2 = y_{21}v_1 + y_{22}v_2$$

$$y_{11} = \frac{i_1}{v_1} \Big|_{v_2=0} \qquad y_{12} = \frac{i_1}{v_2} \Big|_{v_1=0} \qquad y_{21} = \frac{i_2}{v_1} \Big|_{v_2=0} \qquad y_{22} = \frac{i_2}{v_2} \Big|_{v_1=0}$$

S parameters describe the relationship of small –signal power, which are easily measured with network analyzers (VNAs):

$$\begin{bmatrix} b_1 \\ b_2 \end{bmatrix} = \begin{bmatrix} s_{11} & s_{12} \\ s_{21} & s_{22} \end{bmatrix} \begin{bmatrix} a_1 \\ a_2 \end{bmatrix}$$


$$b_1 = s_{11}a_1 + s_{12}a_2 \qquad b_2 = s_{21}a_1 + s_{22}a_2$$

$$s_{11} = \frac{b_1}{a_1} \Big|_{output \ match} \qquad s_{12} = \frac{b_1}{a_2} \Big|_{input \ match} \qquad s_{21} = \frac{b_2}{a_1} \Big|_{output \ match} \qquad s_{22} = \frac{b_2}{a_2} \Big|_{input \ match}$$

The small-signal implies that the magnitude of the signal voltage is \sim kT / q (\sim 26 mV at T = 300 K): Nonlinear characteristics of field-effect transistors can be linearized








Scaling	Material properties	Advantage		
Vertical scaling	·High DoS in GaN (5× InGaAs)	·High vertical scalability		
	·Polarization doping	·Thin top barrier w/ high n_s		
	·High potential barrier of AlGaN	·Low gate leakage		
Lateral	·High peak saturation velocity	·High <i>JFoM</i>		
scaling	·High breakdown field	$(JFoM = f_T \times BV)$		
Parasitic	·High $n_{\rm s}$ (1-2×10 ¹³ cm ⁻²)	·Low parasitic resistance		
reduction	·High μ (1500 cm ² /V·s)	$(\sigma = n_{s} \cdot q \cdot \mu)$		

How to make a state of the art RF device?



RF devices: high frequency and high output power





Effect of contact resistance




Contact resistances:


Important RC charging times are reduced by minimizing source and drain resistances and parasitic capacitances.

- **I. Conventional alloyed ohmic contacs**: typically exhibit a high contact resistance of >0.4 ohm·mm due to high potential barrier of AlGaN, limiting resistance scaling.
- **II. Regrown n⁺GAN contacts:** allows direct contact of n+-GaN to 2DEG and obtains an extremely low interface resistance of 0.026 ohm mm because of high ns in GaN HEMT structures [2]. A combination of high ns and high mobility (μ) also results in a low 2DEG sheet resistance (typically, 300–400 /sq.) that is comparable to InGaAs HEMTs, reducing the parasitic resistance in access regions.

alloyed ohmic contacs




regrown ohmic contacs



Effect of contact resistance




Contact resistance is not scalable



$$R_{\mathrm{tunneling}}^{\mathrm{quantum-limit}} \cong 30 \ \Omega \cdot \mu m$$

Resistance of a 100-nm-long semiconductor channel!



Quantum limit
$$R_q = \pi h/(4q^2k_F).$$

Electron injection through metal-semiconductor contacts limits their ON-state conductance

Effect of contact resistance





Contact resistances:


Important RC charging times are reduced by minimizing source and drain resistances and parasitic capacitances.

Conventional alloyed ohmic contacs: typically exhibit a high contact resistance of >0.4 ohm·mm due to high potential barrier of AlGaN, limiting resistance scaling.

Regrown n⁺GAN contacts: allows direct contact of n+-GaN to 2DEG and obtains an extremely low interface resistance of 0.026 \cdot mm because of high ns in GaN HEMT structures [2]. A combination of high ns and high mobility (μ also results in a low 2DEG sheet resistance (typically, 300–400 /sq.) that is comparable to InGaAs HEMTs, reducing the parasitic resistance in access regions.








Effect of gate shape




Gate contacts: one of the most important steps for RF

- Gate modulation (g_m)
- Gate capacitances by the gate contact $(C_{gs}$ and $C_{gd})$
- Gate resistance Rg to improve f_{max}

T gates






Gate resistance: $Rg \propto \rho W/A$

Gate capacitance: $C_{gd} = \frac{2\varepsilon W_g}{1 + \frac{2X_{dep}}{L_g}}$

Small R_g requires large Lg

Small C requires small Lg

$$f_T = \frac{g_m}{2\pi (C_{gs} + C_{gd})(1 + (R_s + R_d)g_o) + (g_m C_{gd})(R_s + R_d)}$$








Effect of gate shape



Gate contacts: one of the most important steps for RF

- Gate modulation (g_m)
- Gate capacitances by the gate contact (C_{gs} and C_{gd})
- Gate resistance Rg to improve f_{max}


T gates



For Hgf < 100 nm, Cp is mostly determined by the high capacitance associated with the gate head. At Hgf = 200 nm, Cp's arising from the gate-head and the gatefoot become comparable, and a further increase in Hgf does not significantly reduce the total Cp.

Effect of gate shape






20-nm gate AlN/GaN/AlGaN double heterojunction HEMTs: fT/fMAX = 310/364 GHz


HRL laboratories: K.Shinohara et al., IEDM 11-456 (2011).

Gates:

80-nm-long 1.1-μm-tall

• 370-nm-tall stem simultaneously minimize Rg and Cgd $F_{max} = 351 \text{ GHz}$






UCSB: Denninghoff et al., IEEE EDL, 33, 6, JUNE 2012

Effect of barrier material



Scaling effects:

Field distribution in the channel becomes two-dimensional with both Ex and Ey: Short channel effects




Barrier needs to be scaled accordingly $t_b \ll L_g \dots$ but carrier density is reduced

Barrier materials with large polarization discontinuities allow:

- reduced barrier thicknesses
- improved gate control over electrons in the channel
- improvement in short channel effects:

InAIN, AIN, AlInGaN, etc





Effect of barrier material



AllnN/GaN

- Al_{0.83}In_{0.17}N is lattice-matched to GaN
- Polarization-field discontinuity $\Delta P_0 = 2.73 \times 10^{13} \text{ ecm}^{-2}$ solely due to spontaneous polarization in contrast to $Al_{0.2}Ga_{0.8}N/GaN$ ($\Delta P_0 = 1.18 \times 10^{13} \text{ ecm}^{-2}$) from spontaneous and piezoelectric polarization
- First proposed in J. Kuzmík, IEEE Electron Device Lett., vol.22, no.11, p.510 (2001))






- 10-nm nearly lattice-matched Al_{0.86}In_{0.14}N barrier
- channel electron sheet density of 2.4 x 10¹³ cm⁻²
- mobility $\mu = 1300 \text{ cm}^2/\text{Vs}$
- gate length = 55 nm and f_T/f_{MAX} of 205/191 GHz

Effect of barrier material

EPFL

AIN/GaN




IEEE ELECTRON DEVICE LETTERS, VOL. 36, NO. 6, JUNE 2015

Ultrahigh-Speed GaN High-Electron-Mobility Transistors With f_T/f_{max} of 454/444 GHz

Yan Tang, Keisuke Shinohara, Senior Member, IEEE, Dean Regan, Andrea Corrion, Member, IEEE, David Brown, Member, IEEE, Joel Wong, Adele Schmitz, Helen Fung, Samuel Kim, and Miroslav Micovic, Member, IEEE

- Barrier thickness: 3.5 nm
- $ns = 1.5x10^{13} cm^{-2}$
- mobility (μ) of 1100 cm² /V·s
- Si-doped n⁺-GaN ohmic (7×10¹⁹ cm⁻³):
 to laterally contact to 2DEG in the GaN channel
- ultra-short gate length of 20nm
- · gate-source and gate-drain separation of 70nm
- fT / fmax as high up to 454/518GHz (not on the same device)
- However, Vbr = 10V





HRL laboratories:


Evolution of several technologies


EPFL

AIN/GaN



















Scaling generation	Specific features		
Gen-I	·Vertically-scaled AlN/GaN/AlGaN DH-HEMT epi structure ·Low resistance n ⁺ -GaN ohmic regrowth		
Gen-II	·Lateral S-D scaling using self-aligned-gate technology ·Suppressed drain delay & velocity enhancement		
Gen-III	·Direct contact of 3D n^+ -GaN ohmic to 2DEG ·Reduced R_{on} and enhanced electron supply (I_{dmax}, g_m) ·E/D-mode integrated DCFL ring oscillators		
Gen-IV	·Asymmetric self-aligned-gate technology		




N-polar GaN






F. Medjdoub et al., IEEE Microwave Magazine (25), 10, 2024



M. H. Wong et al., Semiconductors and Semimetals, Volume 102, 2019 Elsevier Inc



S. Keller et al., 2014 Semicond.Sci.Technol. 29 113001


➤ **Ga-polar:** the 2DEG channel is between below the AlGaN top barrier

Problem: tradeoff between high current density and scalability

N-polar: the 2DEG is underneath the GaN channel





- Scalability without penality on the 2DEG density
- Lower resistance ohmic contacts



M. H. Wong et al., APPLIED PHYSICS LETTERS 91, 232103 2007

 Deep-recess GaN cap: effective in situ passivation layer for surface defects which act as a "virtual gate"






Pengfei Zhu et al., Crystals 2022, 12, 1461


N-polar GaN



Reversed polarization fields of N-polar GaN/Al(In,Ga)N offers

- · improved electron confinement
- flexibility to scale the gate-to-2DEG distance without changing the charge density in the 2DEG.
- Ultra low contact resistance values since the contacts are not made through a high band-gap barrier ($^{\sim}$ 30 Ω um)
- improved gate-channel distance scalability
- Improved breakdown voltage





UCSB: X. Zheng et al. IEEE ELECTRON DEVICE LETTERS, VOL. 37, NO. 1, JANUARY 2016

B. Romanczyk et al., "mm-Wave N-polar GaN MISHEMT with a self-aligned recessed gate exhibiting record 4.2 W/mm at 94 GHz on Sapphire," 74th Annual Device Research Conference (DRC), Newark, DE, 2016, pp. 1-2, 2016