

GaN electronic devices

Elison Matioli

Institute of Electrical and Micro-engineering

Power and Wide-band-gap Electronics Research (POWERlab)

Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland

Lecture I: Electronic devices

- Introduction
- Heterostructures
- Lateral devices: HEMTs

Lecture II: RF devices

- Equivalent circuit and FOM: important aspects
- Technologies to improve RF performance

Lecture III: Lateral Power devices


- E- and D-mode devices
- Reaching low resistance and high voltage
- current commercial technology
- Losses in GaN power devices

Lecture IV: Vertical Power devices

- Introduction
- Vertical devices: GaN PN diodes and MOSFETs
- Novel concepts in vertical power electronics

Bonus: Novel trends

Power Electronics




Semiconductor devices:
transistors, diodes, and
thyristors

Passive components:
capacitors, inductors,
transformers, etc.




Motivation: Large losses in power conversion



Source: Infineon Technologies


Poorer efficiency: higher thermal management requirements

DC-DC converter





How can such converter be realised?

Solution 1: voltage divider





Solution 2: linear amplifier



These are very inefficient solutions

Principles of power conversion

Concept of switching



$D =$ switch duty cycle
 $0 \leq D \leq 1$


$T_s =$ switching period

$f_s =$ switching frequency
 $= 1 / T_s$

DC component of $v_s(t) =$ average value:

$$V_s = \frac{1}{T_s} \int_0^{T_s} v_s(t) dt = DV_g$$

Concept of switching



Device requirements


I. Static behavior

Reduce on-resistance (R_{ON})

Increase breakdown voltage (V_{BR})

II. Dynamic behavior:

Low switching losses in power devices




Challenges of power switches

I. Static behavior

Reduce on-resistance (R_{ON})



Increase breakdown voltage (V_{BR})

Normally-off operation




II. Dynamic behavior: switching losses in power devices

On-state: Dynamic $R_{DS,ON}$: Increase in R_{ON} during switching




Off-state*: Unexpected losses from charging/discharging output capacitance



GaN power electronic device


Technologies involved in making a high performance power devices



GaN for lateral power devices

Challenges of GaN-on-Si power devices

On a device level, the challenges are to reduce R_{ON} and increase V_{BR}




The goal for power electronics is to develop devices with:

- Normally-off operation with high V_{TH}
- High V_{BR}
- Ultra-low on-resistance



These are the static properties (but remember: switching is also important)

Trade-off between high breakdown voltage and low R_{ON}

Trade off between high V_{BR} and small R_{ON}




$$R_{ON} \cdot A \approx R_s \cdot \frac{L}{W} \cdot W \cdot L = R_s \cdot L^2$$





[1] IMEC, "Perspectives for disruptive 200 mm/8-inch GaN power device and GaN-IC technology," SEMICON Europa 2018. [2] <http://uef.fei.stuba.sk/moodle/mod/book/view.php?id=7920&chapterid=87> [3] Y. Lu, Q. Jiang, Z. Tang, S. Yang, C. Liu and K. J. Chen, Appl. Phys. Express 8, 064101 (2015). [4] <https://industrial.panasonic.com/kr/products/semiconductors/powerics/ganpower> [5] <https://compoundsemiconductor.net/article/99114-heat-sinking-gan-on-silicon-the-substrate-removal-challenge.html> [7] <http://en.enkris.com/cp/html/731.html> [6] https://www.researchgate.net/post/Determination_of_the_lattice_parameter_of_the_GaN_AIN_layers_of_a_superlattice_from_TEM_images [8] <http://www.ntt-at.com/product/epitaxial/>

Trade-off between high breakdown voltage and low R_{ON}

GaN is a lateral devices: unlike in vertical devices **high V_{BR} requires larger device L_{GD}**



$$R_{ON} \cdot A \approx R_S \cdot \frac{L}{W} \cdot W \cdot L = R_S \cdot L^2$$



This sets a limit on R_{ON} and V_{BR}


$$R_S = \frac{1}{q\mu n_s}$$

[1] IMEC, "Perspectives for disruptive 200 mm/8-inch GaN power device and GaN-IC technology," SEMICON Europa 2018. [2] <http://uef.fei.stuba.sk/moodle/mod/book/view.php?id=7920&chapterid=87> [3] Y. Lu, Q. Jiang, Z. Tang, S. Yang, C. Liu and K. J. Chen, Appl. Phys. Express 8, 064101 (2015). [4] <https://industrial.panasonic.com/kr/products/semiconductors/powerics/ganpower> [5] <https://compoundsemiconductor.net/article/99114-heat-sinking-gan-on-silicon-the-substrate-removal-challenge.html> [7] <http://en.enkris.com/cp/html/731.html> [6] https://www.researchgate.net/post/Determination_of_the_lattice_parameter_of_the_GaN_AIN_layers_of_a_superlattice_from_TEM_images [8] <http://www.ntt-at.com/product/epitaxial/>

Figures of merit

Vertical devices: drift region

Figure of merit for power devices: describing resistance versus breakdown voltage



$$R_{ON,SP} = \frac{W_D}{qN_D\mu_n}$$

$$V = \frac{E_m W_D}{2} \quad \text{thus} \quad W_D = \frac{2BV}{E_C}$$

Poisson's Equation:

$$\frac{d^2V}{dx^2} = -\frac{dE}{dx} = -\frac{Q(x)}{\epsilon_s} = -\frac{qN_D}{\epsilon_s}$$

$$E(x) = -\frac{qN_D}{\epsilon_s}(W_D - x) \quad E_C = qN_d/\epsilon_s * W_D$$

$$V(x) = \frac{qN_D}{\epsilon_s} \left(W_D x - \frac{x^2}{2} \right)$$

$$E_C = 2V_{BR}/W_D = qN_d W_D / \epsilon_s$$

$$V_{BR} = qN_d W_D^2 / 2\epsilon_s$$


Vertical devices

Ideal Specific On-Resistance:

$$R_{ON,SP} = \frac{W_D}{q\mu_n N_D} \quad N_D = \frac{\epsilon_s E_C^2}{2qBV} \quad W_D = \frac{2BV}{E_C}$$

$$R_{ON,SP} = \frac{4BV^2}{\epsilon_s \mu_n E_C^3}$$

$$BFOM = \epsilon_s \mu_n E_C^3 = \frac{4BV^2}{R_{ON,SP}}$$




B.J. Baliga, *Fundamentals of Power Semiconductor Devices*, Springer 2008

	ϵ_r	μ_{bulk} [cm ² /(V·s)]	E_c (MV/cm)
Si	11.8	1350	0.3
4H-SiC	10.0	720	2.0
GaN	9.0	900	3.3

Channel mobility limits the total resistance: MOS channel mobility is very important



Can we use this FOM for lateral devices?

Figure of merit for lateral devices



Can we use this FOM for lateral devices?

Figure of merit for lateral devices



$$E_{x,HEMT} = \frac{qN_{s,HEMT}}{\epsilon t_{eff}} (x - W_{Depl})$$

Ideal Specific On-Resistance:

$$V_{BR,HEMT} [V] = 2.5 \times 10^{15} \times \left(N_{s,HEMT} [cm^{-2}] / t_{eff} [cm] \right)^{-3/4}$$

$$R_{ON,SP} = \frac{L_D^2}{q\mu N_s}$$


$$R_{ON,sp,HEMT} [\Omega \times cm^2] = \frac{7 \times 10^{-9}}{\mu \left[\frac{cm^2}{Vs} \right]} V_{BR}^{8/3} [V]$$

Enhancement mode (normally-off operation)


Enhancement mode (normally-off operation)

Why do we need enhancement mode?

HEMTs are naturally normally-on devices




Fail safe operation




Normally-off operation is required!


Enhancement mode (normally-off operation)




STMMicroelectronics, CEA-Leti



From transphorm/Nexperia



Panasonic/Infineon/GaN systems/EPC






Trade-off between V_{th} and R_{ON}

Enhancement mode (normally-off operation)

P-GaN gates is the most commonly available solution: Gate can be ohmic or Schottky

pGaN gate E-mode



Advantages:




- Single transistor delivers E-mode
- Compatibility with current gate drivers (0-6V gate drivers)

Challenges:




- Trade-off between Ron and Vth
- Introduces a gate diode: gate voltage swing is limited (~6-7 V).
- A higher positive gate bias can forward-bias or cause charge injection in the p-GaN gate structure. High leakage current.
- Gate reliability is thus a concern – even slight over-voltage can lead to permanent device degradation

Tri-gate for normally-off power transistors

Nanowires + large work-function gate metal



Large work-function metal : Pt instead of Ni






Nanowires for high voltage operation

Higher voltage: managing electric fields

Challenges to increase the V_{BR}

Field plates are ubiquitous in lateral GaN HEMTs: by extending a metal plate (connected to gate or source) over the drain-side drift region, the peak field at the gate edge is reduced and the field is spread out more linearly, allowing a higher V_{br} for the same channel-to-drain distance.

E field peaks at the gate edge, degrading the V_{BR}





[1] IMEC, "Perspectives for disruptive 200 mm/8-inch GaN power device and GaN-IC technology," SEMICON Europa 2018.


There is a trade-off: field plates add to device capacitances (C_{gd}), which can increase switching loss. Thus, manufacturers optimize field plate dimensions to balance high V_{BR} and fast switching.

High V_{BR} at small L_{GD} for smaller $R_{ON} \cdot A$



The electric field in lateral devices is not uniform and buffer limit the breakdown voltage



The non-uniform E field degrades the V_{BR}






New concepts: Slanted tri-gates for high voltage devices



V_{th} can be engineered with tri-gate width:
 Flexible design flexibility of field plates (with one lithography step)

New concepts: Slanted tri-gates for high voltage devices




J. Ma and E. Matioli, *IEEE Electron Device Letters* 38 (9), 1305-1308, Jul. 2017

Enhanced V_{BR} & Reduced $R_{ON} \cdot A$ by the slanted tri-gate



Dynamic behavior of lateral devices

What is current collapse?



The Reasons For Current Collapse

1. Surface Traps
2. Buffer Traps
3. Hot Electron Injection
4. Interface Traps
5. Barrier Traps




Trapping Mechanisms

P. Kharei, A. Baidya, N. P. Maity, and R. Maity, "An insight to current collapse in Gan HEMT and suppressing techniques," *Engineering Research Express*, vol. 5, no. 1, p. 012001, Jan. 2023. doi:10.1088/2631-8695/acb131


Main Trapping Mechanisms

R. Ye *et al.*, "An Overview on Analyses and Suppression Methods of Trapping Effects in AlGaN/GaN HEMTs," in *IEEE Access*, vol. 10, pp. 21759-21773, 2022, doi: 10.1109/ACCESS.2021.3139443.

Current collapse and dynamic on-resistance: effect of trap states



Virtual Gate
 R. Vetry, et al. *IEEE Transactions on Electron Devices*, vol. 48, no. 3, pp. 560-566, March 2001




Passivation for Surface Charges

S. Arulkumaran et al. *Applied Physics Letters*, vol. 90, no. 17, Apr. 2007.
 doi:10.1063/1.2730748



Advanced concept : Reaching ultra low on-resistance

Intrinsic trade-off: increasing n_s deteriorates μ



Low sheet resistance (R_{sh}) requires both high n_s and high μ

Our approach: Multiple 2DEG channels



Elison Matioli


J. Ma, C. Erine, P. Xiang, K. Cheng and E. Matioli, **APL**, 113, 24, 242102, 2018

J. Ma, C. Erine, M. Zhu, L. Nela, P. Xiang, K. Cheng and E. Matioli, IEEE **IEDM** 2019

L. Nela, J. Ma, C. Erine, P. Xiang, T.-H. Shen, V. Tileli, T. Wang, K. Cheng, E. Matioli, **Nature Electronics**, Mar. 2021

Multi-channel: high μ and high N_s

4-times higher n_s than in single-channel AlGaN/GaN, together with high mobility



Single-channel:

● AlGaN barrier

Multi-channel:

● This work (AlGaN barriers)

*Only Hall results are included


Other barriers are also possible:

AlN/GaN (10x-channels): 128 ohm/sq (CORNELL): Y. Cao, et al., J. Cryst. Growth 323, 529 (2011).

InAlN/GaN (10x-channels) 36 ohm/sq (our group): P Sohi et al 2021 Semicond. Sci. Technol. 36 055020 (2021)


Tri-gates are unique to control multi-channels

Low R_{Sh} is useless if the channels cannot be controlled



Tri-gates are unique to control multi-channels


Low R_{sh} is useless if the channels cannot be controlled




Elison Matioli

E-mode operation with high work-function gate metal

High work-function gate metal





Full E-mode operation



Full e-mode operation can be achieved despite the large n_s

Multi-channel control: Tri-gates are unique solution





L. Nela, J. Ma, C. Erine, P. Xiang, T.-H. Shen, V. Tileli, T. Wang, K. Cheng, E. Matioli, **Nature Electronics**, Mar. 2021

L. Nela; H. K. Yildirim; C. Erine; R. Van Erp; P. Xiang; K. Cheng; E. Matioli, **IEEE Electron Device Letters** (2020)

Issue of high breakdown voltage in multichannels




2D Field Plates are NOT suited for high conductivity channels



3D Field Plates are needed for high-conductivity multi-channels

Slanted tri-gate termination for multichannel devices

Slanted tri-gates for high breakdown voltage





L. Nela, J. Ma, C. Erine, P. Xiang, T.-H. Shen, V. Tileli, T. Wang, K. Cheng, E. Matioli, *Nature Electronics*, Mar. 2021

nature electronics

Article | Published: 25 March 2021

Multi-channel nanowire devices for efficient power conversion



FOM: 4.6 GW/cm² for d-mode devices and 3.8 GW/cm² for e-mode devices

Tri-gate + multi-channels:
Promising pathway for efficient power electronic devices