



# GaN electronic devices

**Elison Matioli**




Institute of Electrical and Micro-engineering

Power and Wide-band-gap Electronics Research (POWERlab)

**Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland**

# **Vertical GaN devices**

# Back to pn junctions



**Distinct regions:**


Around metallurgical junction:  
**space charge region (SCR)**

Far from junction:

**quasi-neutral regions (QNR)**



$$\rho \sim 0$$

Electric field is constant and equal to zero



Peak electric field:

$$|\mathcal{E}_{max}(V)| = \sqrt{\frac{2qN_AN_D(\phi_{bi} - V)}{\epsilon(N_D + N_A)}} = |\mathcal{E}_{max}(V = 0)| \sqrt{1 - \frac{V}{\phi_{bi}}}$$



How to make a power device?

Goal:



Conduct **several kilo amps** of current in the forward direction with very **little power loss** while blocking **several kilo volts** in the reverse direction.

**Large blocking voltage** requires **wide depletion layer** in order to restrict the maximum electric field strength below the breakdown voltage (impact ionization level).

Space **charge density in the depletion layer should also be low** in order to yield a wide depletion layer for a given **maximum electric field strength**.

This is satisfied in a **lightly doped p-n junction** diode of sufficient width to accommodate the required depletion layer.

### PIN diode



## PIN diodes on bulk GaN


### Pro:

Bulk GaN eliminates lattice mismatch and allows growth of much thicker drift layers


Low dislocation densities  $10^4$ – $10^6$  cm $^{-2}$  (however still much higher than those of Si and SiC substrates)

### Cons:


Small size (2–3 inch size) and relatively high cost (100 euro/cm $^2$ ) of the GaN substrates, compared to 4–6 inch wafer size and reasonable cost (<10 \$/cm $^2$ ) of SiC



PIN diodes on bulk GaN (30 um drift layer)





- Drift region:
  - $N_D \approx 5 \times 10^{15} \text{ cm}^{-3}$
  - **drift layer thicknesses are > 30μm.**
- Specific on-resistance of 2.95 mohm ·cm<sup>2</sup>
- Breakdown voltages of 3.7 kV







## Field plates

High E at Schottky interface  
High reverse leakage current




# GaN Power PiN diodes

PIN diodes on bulk GaN (10 um drift layer)





# **MOSFETs**



**How to make vertical MOSFET?**

## Case of Silicon

Forward polarization:  $V_{gs} > 0$ Reverse polarization:  $V_{gs} < 0$ 

There are no minority carriers to cause conductivity modulation:

**MOSFETs are majority carrier devices**


- Breakdown voltage is increased
- On-resistance dominated by resistance of n<sup>-</sup> region (drift region)

**Reverse polarization:**


p-n and p-n<sup>-</sup> reverse-biased:  
voltage drops across n<sup>-</sup> region

# GaN vertical transistors



Trenched MOSFETs (6  $\mu\text{m}$ -thick n<sup>-</sup>-GaN)



$R_{on} = 9.3 \text{ m}\Omega\cdot\text{cm}^2$   
channel mobility: 131  $\text{cm}^2/(\text{Vs})$




Wet-etch (TMAH) to yield vertical sidewalls




Key challenges:  
Large on-resistance  
Poor breakdown voltage

# GaN vertical transistors


Trenched MOSFETs (13  $\mu\text{m}$ -thick n<sup>-</sup>-GaN)



- Specific on-resistance of  $1.8 \text{ m}\Omega \cdot \text{cm}^2$
- 1.2KV breakdown voltage
- 13- $\mu\text{m}$ -thick n<sup>-</sup>-GaN
- $N_d = 9 \times 10^{15} \text{ cm}^{-3}$



## Vertical devices: CAVETs




drift region net doping:  $ND - NA = 10^{16} \text{ cm}^{-3}$

**drift layer thickness is 15  $\mu\text{m}$**

$R_{on} = 2.2\text{-m-cm}^2$

- **Doesn't rely on channel on the p-GaN**
- Normally-off behavior is difficult



UCSB: I. B. Yaacov, et al., "AlGaN/GaN current aperture vertical electron transistors with regrown channels," J. Appl. Phys., vol. 95, no. 4, pp. 2073–2078, Jan. 2004

UCSB: S. Chowdhury et al., "CAVET on bulk GaN substrates achieved with MBE-regrown AlGaN/GaN layers to suppress dispersion," IEEE Electron Device Lett., vol. 33,

Avagyan, H.1 Nijs, et al., "2.5-kV and 2.2-m-cm<sup>2</sup> vertical GaN transistors on bulk-GaN substrates," IEEE Electron Device Lett., vol. 35, no. 9, pp. 939–941, Sep. 2014

# GaN vertical transistors

Vertical devices: Unipolar device

Work function difference between the gate metal and GaN depletes all electrons: enables normally-off operation.







Fig. 2. (a) Device output curves and the extracted  $R_{on}$  and  $R_{sp, on}$ . (b) Reverse conduction curves and the extracted reverse turn-on voltage. (c) Off-state leakage characteristics at  $V_{GS}=0 \text{ V}$  with a  $BV$  of 1250 V.

# Vertical GaN devices on Silicon substrate


There has been a significant progress on GaN vertical devices on bulk GaN substrates:



UCSB, Avogy, Toyoda, UC Davis




MIT







UCSB, Toyoda, ROHM

Vertical GaN-on-Silicon devices




GaN PIN diodes on Silicon substrates (< 3um drift layer)




- 2-μm-thick undoped i-GaN layer
- specific on-resistance of 2.6 mohm -cm<sup>2</sup>
- breakdown voltages of 390 V

6.5  $\mu\text{m}$ -thick GaN grown on 6"-silicon substrate



4  $\mu\text{m}$ -thick drift





- FWHM of 235 arcsec and 307 arcsec in (002) and (102) directions
- Estimated TDD of  $2.95 \times 10^8 \text{ cm}^{-2}$
- Excellent mobility of 720  $\text{cm}^2/\text{Vs}$  in UID-GaN



Epi structure by Dr. Kai Cheng,  
Enkris semiconductors

# Quasi-vertical GaN-on-Si power devices



EPFL



Current density over 13 kA/cm<sup>2</sup>  
Low RON 0.3 mΩcm<sup>2</sup>





Excellent mobility of 720 cm<sup>2</sup>/Vs in UID-GaN,





Excellent performance with a BFOM of 2.0 GW/cm<sup>2</sup>

# Quasi-vertical power devices

How about vertical GaN power transistors on cost-effective Silicon substrates:



High breakdown voltage of 645 V





## Large on-resistance:

- Poor channel mobility of 17.8 cm<sup>2</sup>/V.s
- Quasi-vertical: current crowding at n-GaN layer

# First fully-vertical power transistors on Silicon

EPFL







Demonstration of fully vertical GaN power transistors on cost-effective 6" Silicon



# Fully-Vertical power transistors

EPFL


First demonstration of fully vertical GaN power transistors on cost-effective Silicon








Major step toward high-performance GaN vertical power transistors on low-cost silicon substrates

# Fully-Vertical power transistors on SiC substrates

- Trench MOSFET



- Schottky diode



## **New concept:**


### **Field management using polarization engineering**

Can we use a low band-gap material for higher voltage devices?



# Motivation: electric field management

## Schottky Barrier Diode (SBD)

High E at Schottky interface  
High reverse leakage current




## Junction Barrier Schottky (JBS)



Inevitable  $R_{on}$  increase

M. Matys et al., Jpn. J. Appl. Phys. 62, SN0801 (2023)

## Trench MOS Barrier Schottky (TMBS)



Careful design/complex fabrication process


Y. Zhang et al., IEDM, pp. 10.2.1-10.2.4 (2016)

R. A. Khadar et al., ISPSD, pp. 147-150 (2021)

## Schottky Barrier Diode (SBD)

High E at Schottky interface


High reverse leakage current



R. A. Khadar et al., ISPSD, pp. 147-150 (2021)

## Our approach:



### Polarization fields of InGaN for field management



Can we use a low band-gap material for higher voltage devices?

# Polarization fields of InGaN for field management

EPFL






At -800 V:  
 $E_{\max} = 1.94 \text{ MV/cm}$

At -800 V:  
 $E_{\max, \text{p-InGaN}} = 0.9 \text{ MV/cm}$

Piezoelectric field (+) in p-InGaN opposes external reverse electric field (-)


# TCAD simulations: thin p-InGaN layer

EPFL





Large decrease in leakage current using thin p-InGaN

# TCAD simulations: p-InGaN vs. uid-InGaN









InGaN 7 nm, [In] = 7.5%



Piezoelectric polarization of InGaN:  
Dominant contribution to electrical performances

# p-InGaN/GaN SBDs with High BV with low RON


EPFL



$R_{ON}: 0.48 \text{ m}\Omega\text{cm}^2$   
 $BV: 800 \text{ V}$

Low band-gap InGaN for larger voltage devices

# High Baliga Figure-of-Merits (BFOM)



High Baliga Figure-of-Merit (BFOM) = 1.32 GW/cm<sup>2</sup>

## Vertical power devices on bulk GaN:

- Excellent performance near the GaN limits with text-book like features

### Future challenges:

- Substrate too expensive and too small
- Localized doping: can we use ion implantation effectively in GaN?
- Improved Mg-doping: low activation of Mg dopants leads to poor transport in the channel

## Vertical GaN-on-Si power devices:

- Relatively thick GaN layers on Silicon
- Quasi-vertical PiN diodes and MOSFETs
- First demonstration of fully-vertical GaN-on-Si MOSFET

### Future challenges:

- Growth of thicker drift GaN layers
- Reduction of dislocation density

## Low band-gap InGaN for larger voltage devices